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The challenges posed to dry etching tech- 
niques by thin, damage-sensitive layers in 
GaAs devices are well known. In this article, 
the development by Unaxis Semiconductors 
of a patent pending process is discussed. 
This process offers controllable etching 
rates and high selectivity to AIGaAs while 
minimizing exposure to damaging high ener- 
gy ion bombardment common to many exist- 
ing processes. 
Frontside etching in 
GaAs/AIGaAs devices 
Successfnl fabrication of many compound semi- 
conductor  devices requires etching processes for 
thin layer structures that are controllable, selec- 
tive, and low damage. Controllable in the sense 
that etching rates result in reasonable process 
times, selective to handle a multitude of III-V 
materials, and low damage in that material's elec- 
tronic and optical properties remain intact. 
Within this class of devices, the GaAs/AIGaAs 
heterostructure system is perhaps the most stud- 
ied and applied case of these requirements. 
The ability to selectively etch GaAs over 
A1GaAs has long been essential in the 
fabricat ion sequence of many high-speed 
semiconductor  devices. In particular, 
h igh e lectron mobil ity transistors (HEMTs) 
are dependent on the success of this etching 
step due to the sensitivity of these devices to 
plasma damage and etching depth. These 
demanding constraints initially led to 
successful process f lows based on wet  
chemical  etching techniques.  But as device 
d imensions cont inue to shr ink and critical 
d imension control  becomes  more stringent, 
wet  etching is no longer adequate and dry 
etching becomes an enabl ing technology. 
Figure 1. DC bias as a function of  RF power and pressure for 13.56 and 40.68 MHz. 
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Figure 2. GaAs etching rate as a function of RF duty cycle at 40.68 MHz. 
However, the transit ion to dry etching has not 
been  straightforward. 
The early dry etching deve lopment  work for 
GaAs/A1GaAs used chlorine-based chemistr ies 
in capacitively coupled reactive ion etchers 
(RIE) operating at 13.56 MHz. Chlorine 
radicals, typically from BCI 3 or SIC14, are 
still the favored etchant  due to the ease of 
formation of volatile products,  GaCI x and 
AsCI x. Selectivity to an underlying A1GaAs 
etching stop is achieved either through the 
addit ion of an oxygen source (forming non- 
volatile A1203) or a f luorine source (typically 
SF 6 or SiF4) in order to form non-volatile AIF 3. 
Thus, with a convent ional  RIE system and 
chemistry anisotropic feature profiles with h igh 
selectivty to underlying A1GaAs could be pro- 
duced. While the prob lem appeared resolved, 
the more subtle issue of damage remained. 
Although device damage can arise from a num- 
ber  of sources, it is generally agreed that plasma 
induced damage is directly related to ion ener- 
gy. Ion energy in turn is proport ional  to the 
plasma potential  and self- induced DC bias w)lt- 
age ( I Vdc I ). Unfortunately, the high ion ener- 
gies associated with the self-induced DC bias at 
13.56 MHz (typically > 100 V) results in device 
damage which ultimately compromises device 
performance.  Several groups have reported 
that etching induced damage is significantly 
reduced at values below 50 Vdc. HEMT devices 
are particularly susceptible to damage as the 
active transport  layer is often relatively near the 
device surface. 
In an effort to overcome the damage limitations 
of RIE based processes, device manufacturers 
turned to h igh density plasma processes uch as 
inductively coupled plasma (ICP) and electron 
cyclotron resonance (ECR) reactor configura- 
tions. High density reactors allow essentially 
independent  control  of the ion density and 
energy through the use of two RF power  
sources. These configurations al low for lower 
ion energies (DC Bias < 50 Vdc) at higher ion 
densities. While the lower ion energies facili- 
tate low damage etching, the associated higher 
plasma densit ies result in GaAs etching rates 
in excess of 1000 •/min making it difficult 
to control  the etching process for thin film 
(< 1000 A) applications. 
Low damage 
While maintaining the selectivity between GaAs 
and AIGaAs using the well understood BC13 / 
SF 6 chemistry, we address the damage limita- 
tions of a convent ional  13.56 MHz RIE configu- 
ration as well as the etching rate l imitations of 
the high density approach. The improved, 
patent-pending Unaxis reactor uses a parallel 
plate configuration powered at 40.68 MHz. 
Figure 1 shows, as expected, that the DC bias 
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Figure 3. SEM cross-sections. (a) SiN mask at 50% overetch. 
(b) Photoresist mask at 200% overetch. Epitaxial structure is 500 ~ GaAs over 400 ~ AIGaAs. 
increases with RF excitation power  and 
decreases with increasing pressure. However, 
Figure 1 also exhibits the predicted inverse rela- 
t ionship between DC bias and RF f requency for 
13.56 MHz and 40.68 MHz. The high frequency 
RF excitation results in significantly lower 
applied DC bias voltages. For example at 50 W 
RF power, the DC bias for 13.56 MHz is over 
twice the value for the same power  at 40.68 
MHz. In contrast o the 13.56 MHz DC bias 
curves, the 40.68 MHz curves show a usable 
process space wi th  I Vdc I < 50 V, even at lower 
pressures. The lower applied voltages result in 
ion energies comparable to low damage ICP- 
based processes. 
Controllable etching rates 
In a parallel plate factor, the etching rate of 
GaAs is nearly independent  of excitat ion fre- 
quency even though the increased f requency 
lowers the DC bias and consequent ly  the ion 
energy at the wafer surface. Since the etching 
of GaAs in a chlor ine based plasma is primarily 
chemically driven (as opposed to an ion driven 
mechanism - i.e. sputtering), this result is not 
unexpected.  The concentrat ion of reactive 
species, and hence  the etching rate, is directly 
related to the excitation power. Thus, for a simi- 
lar excitation power  and chemistry (BC13 / SF6) 
etching rate results at 40.68 MHz were consis- 
tent with previous groups investigating etching 
rates with a 13.56 MHz RIE configuration. Both 
RF frequencies yielded etching rates of approxi- 
mately 1200 ]k/min. 
In order to realize a manufacturable plasma 
etching process, it is desirable to have process 
times of at least one minute in length. For 
example, etching a 300 A thick film at 1200 
a /min  suggests an etching t ime of approximate- 
ly 15 seconds - resulting in a narrow process 
window. Slowing the etching rate by simply 
reducing RF power  levels is generally impracti- 
cal since plasma stability and reproducibi l i ty 
become major concerns.  
With the intent ion of s lowing the GaAs etching 
rate to control lable levels for thin film applica- 
tions, the 40.68 MHz RF was modulated 
between high power  and low power  condit ions 
over t ime (pulsed). The etching rate during 
the h igh power  per iod remains unchanged 
( -1000 A/min) whi le the etching rate during 
the low power  port ion of the cycle is 
essentially zero. This pulsing results in an aver- 
age etching rate over a number  of cycles that is 
determined by the ratio of the high to low 
power  periods (or duty cycle). Figure 2 shows 
the relationship between duty cycle (ratio of 
h igh power  t ime to total cycle t ime) and GaAs 
etching rate for a BCI 3 / SF 6 process. It is 
important  o note that the appl ied voltage to 
the substrate was less than 30 Vdc during both  
the h igh and low power  periods when this data 
was collected. Using a 25% duty cycle resulted 
in GaAs etching rates near 300 A/min yielding 
a desirable one minute process t ime for a 
300 ik film. 
High selectivity to AIGaAs 
As previously discussed, in addition to having 
low damage and a controllable tching rate, GaAs 
etching processes for many devices must also be 
highly selective to A1GaAs. By using extended 
etching times it is possible to determine selectiv- 
it3' under  various conditions. Table 1 summarizes 
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Table 1 
Etching Rate 
GaAs ~300 A/min 
AIGaAs -1.5 A/min 
SiN x 14 A/min 
Resist 30 A/min 
Selectivity 
GaAs:AIGaAs >200:1 
GaAs:SiN x >20:1 
GaAs:Resist > 10:1 
the data for etching rates and selectivity using a 
baseline GaAs etching process of approximately 
300 A/rain. 
Thus, under  these specific condit ions the 
GaAs:A1GaAs etching selectivity is over 200:1 
wh ich  compares quite favorably with the 
typical values of approximately 50:1 for ICP 
processes. 
Profile control 
Feature profile is another  important  considera- 
t ion for GaAs frontside etching applications. 
Depending on the subsequent  fabrication 
process f low either an anisotropic or control- 
lably undercut  feature profile is required. Using 
the same BC13 / SF 6 chemistry, both  SiN x and 
resist masked samples were etched and cross- 
sect ioned for SEM analysis. 
Figure 3 shows examples of profiles with SiN x 
and resist masks. A SiN x mask sample exhibit- 
ing a 40 nm undercut  feature profile with a 
50% over-etch is shown in Figure 3a. The 
undercut  increases linearly with t ime in the 
range of 50% - 150% over-etching wi th  100 nm 
of undercut  evident at 200%. Similar experi- 
ments on resist masked samples reveal minimal 
undercut  even with an extensive (150%) over- 
etch (see Figure 3b). 
Summary 
In this article a low damage, selective GaAs 
etching process using a BCI 3 / SF 6 chemistry in 
a commercial ly available pulsed 40.68 MHz PIE 
reactor is discussed. A qualitative compar ison 
to alternative available techniques is show in 
Table 2. 
The high f requency reactor descr ibed 
here achieves the goal of low bias voltages 
(<50Vdc) wh ich  significantly reduces 
etching induced damage and is comparable 
to ICP-based processes. Pulsing the RF 
reduces the etching rate to the same order of 
magnitude as the film thickness. Control lable 
GaAs etching rates between 200 A/min and 
1000 2k/min have been demonstrated wi thout  
the addition of a process gas diluent. These low 
etching rates are required in order to obtain 
control lable tching times for thin films (e.g. 
gate recess definit ion for HEMT devices). Due 
to the low process powers used in this configu- 
ration, active cooling of the substrate is not 
required. In addit ion to al lowing low DC bias 
operation, the high frequency RF also permits 
operat ion at relatively low PIE pressures of less 
than 20 mtorr  process pressures. This low pres- 
sure operat ion results in highly uni form (_+4%) 
etching rates across a 100 mm substrate. The 
system performance has been character ized for 
a GaAs/A1GaAs elective tching process using a 
BC13 / SF 6 chemistry and selectivities are in 
excess of 150:1. 
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Process Low High 
Damage Selectivity 
Wet good good 
13,56 MHz RIE poor good 
ICP good fair 
ECR good fair 
Pulsed 40.68 MHz RIE good good 
Etching Rate Profi le Critical 
Control Control  D imension 
fair poor poor 
fair good good 
poor good good 
poor good good 
good good good 
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